Home
>
Verimag
>
Verimag
Verimag
Presentation
La science taille XX’Elles
Best Paper Award at NETYS’2020
News and Highlights (all)
Members
Publications
Peer reviewed
Technical Reports
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Verimag Seminars
Documents
titre documents joints
Poster
11 February 2010
info document : PDF
793.5 KiB
Perspectives
11 February 2010
info document : PDF
1.1 MiB
Rapport d’activités
11 February 2010
info document : PDF
1.8 MiB
News
Conferences
November 24-28 2025
Synchron 2025
Seminars
Seminars
13 November 2025
Yann Herklotz:
Towards scalable verification and efficient hardware generation using verified (…)
21 November 2025
Oussama Oulkaid:
Formal models of integrated circuits for transistor level electrical verification (Phd)
25 November 2025
Véronique Cortier:
Electronic voting: design, attack, and formal verification
1 December 2025
Sylvain Boulme:
Introduction à la programmation orientée objet en crystal
4 December 2025
Jannik Laval:
A venir (thème cybersécu)
11 December 2025
Thaïs Baudon:
A venir (thème: compilation optimisant les représentations mémoire)
New publications
Some Recent Publications
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
On Self-stabilizing Leader Election in Directed Networks
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna:
Model checking of distributed algorithms using synchronous programs
Thomas Vigouroux, Marius Bozga, Cristian Ene, Laurent Mounier:
Function Synthesis for Maximizing Model Counting
Jobs and internships
Jobs and internships
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Master] Decision Procedure for Equivalence Relations
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Direction and Boards
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.4.5
+
AHUNTSIC
[CC License]
info visites
5050087
English
Français