Home
>
Topics
>
Shared Resources
>
Jobs and Internships
>
Jobs and Internships
Jobs and Internships
Postdocs
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Masters
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PhD Thesis
[Funded PhD] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Funded PhD] Improving Diagnosis for a Formal Verification Tool for Electrical Circuits at Transistor Level
Jobs in the whole Verimag lab
New publications
Some Recent Publications (Ressources Partagées)
Karine Altisen, Pierre Corbineau, Stéphane Devismes:
Complexité certifiée d'algorithmes autostabilisants en rondes
Léo Gourdin:
Lazy Code Transformations in a Formally Verified Compiler
David Monniaux, Sylvain Boulmé:
Chamois: agile development of CompCert extensions for optimization and security
Karine Altisen, Stéphane Devismes, Anaïs Durand, Colette Johnen, Franck Petit:
Self-stabilizing Systems in Spite of High Dynamics
Erwan Jahier, Karine Altisen, Stéphane Devismes:
Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
On Self-stabilizing Leader Election in Directed Networks
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Pour battre à l'unisson, il faut que tous les chemins viennent de Rome
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing synchronous unison in directed networks
Jobs and internships
Jobs and internships (Ressources Partagées)
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[Funded PhD] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Funded PhD] Improving Diagnosis for a Formal Verification Tool for Electrical Circuits at Transistor Level
Browsing
Sections
Verimag
Topics
Shared Resources
Members
Publications
Partners
Projects
Tools
Ongoing Phd Thesis
Jobs and Internships
ETiCS
Formal Proofs
PACS
MOHYTOS
FETLAS
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.2.13
+
AHUNTSIC
[CC License]
info visites
4007563
English
Français