Members

Sections

• Verimag
• Topics
  • Shared Resources
    • Members
    • Publications
    • Partners
    • Projects
    • Tools
    • Ongoing Phd Thesis
    • Jobs and Internships
  • ETiCS
  • Formal Proofs
  • PACS
  • MOHYTOS
  • FETLAS
• Contact
• Site Map

---

• Building Access

New publications

• Some Recent Publications (Ressources Partagées)
  • Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Pour battre à l'unisson, il faut que tous les chemins viennent de Rome
  • Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna: Model Checking of Distributed Algorithms using Synchronous Programs
  • Karine Altisen, Stéphane Devismes, Erwan Jahier: sasa: a SimulAtor of Self-stabilizing Algorithms
  • Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certification of an exact worst-case self-stabilization time
  • Léo Gourdin, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, Alexandre Bérard: Formally Verifying Optimizations with Block Simulations
  • Erwan Jahier, Karine Altisen, Stéphane Devismes: Exploring Worst Cases of Self-stabilizing Algorithms using Simulations
  • Karine Altisen, Stéphane Devismes, Anaïs Durand, Colette Johnen, Franck Petit: Self-stabilizing Systems in Spite of High Dynamics
  • Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing Synchronous Unison in Directed Networks

Jobs and internships

• Jobs and internships (Ressources Partagées)
  • [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor