Home
>
Archives
>
Synchrone (Archive)
>
Synchrone Research Topics
>
Virtual Prototyping and Simulation
xxx
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
Seminars
Seminars
5 June 2025
Sébastien Michelland:
Secure compilation—with the compiler, not against: first experiments on 'tracing llvm'
26 June 2025
Nikolaus Huber:
To be defined
New publications
Some Recent Publications
Sylvain Boulmé:
Construire des logiciels fiables
Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne:
A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Florence Maraninchi:
Revisiting "Good" Software Design Principles To Shape Undone Computer Science Topics
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Jobs and internships
Jobs and internships
[Professor] Université Grenoble Alpes
[Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Contact
|
Site Map
|
Site powered by SPIP 4.4.2
+
AHUNTSIC
[CC License]
info visites
4564130
English
Français