Home
>
Archives
>
RSD (Archive)
>
Obsolete
>
Rigorous Design of Component-Based Systems — The BIP (…)
>
BIP Tools
The Language Factories
Sommaire
Overview
, p1
MATLAB/Simulink to BIP
, p2
C to BIP
, p3
DOL to BIP
, p4
Distribution
, p4
System Requirements
, p4
Installing the Toolchain
, p4
Coding guidelines for process
, p4
Running an example
, p4
Case Studies
, p5
1
2
3
4
5
Case Studies
MJPEG Decoder
1
2
3
4
5
Browsing
Sections
Verimag
Topics
Contact
Site Map
Building Access
News
NEWS
Cybersécurité, sûreté et programmation
Poste de Professeur⋅e des Universités Verimag/UGA
Intelligence artificielle, sciences du logiciel, méthodes formelles
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Seminars
Seminars
30 April 2026
Marek Bucki:
Provisoire: linkz, une méthode de conception de logiciels
21 May 2026
Clara Bourgeais:
Compiler back-end modification for security : a sca countermeasure case study
2 July 2026
Léo Colisson palais:
Provisoire: preuves formelles en crypto
New publications
Some Recent Publications
Marius Bozga, Radu Iosif, Florian Zuleger:
Regular Grammars for Sets of Graphs of Tree-Width 2
Basile Pesin, Sylvain Boulmé, David Monniaux, Marie-Laure Potet:
Formally Verified Hardening of C Programs against Hardware Fault Injection
Akram Idani, Yves Ledru, German Vega:
Formal model-driven security combining B-method and process algebra: The B4MSecure platform
Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian:
A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
Jobs and internships
Jobs and internships
Poste de Professeur⋅e des Universités Verimag/Grenoble-INP
Poste de Professeur⋅e des Universités Verimag/UGA
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
[Thèse] Contre-mesures logicielles “flot de données” pour la sécurité de bout-en-bout
Contact
|
Site Map
|
Site powered by SPIP 4.4.13
+
AHUNTSIC
[CC License]
info visites
6020490
English
Français