Home
>
Teams
>
Tempo
>
Projects
DECIDE!
RNTL, 2006-2007
Introduction
Objectives
Partners
ILOG
VERIMAG People involved
Oded Maler
Browsing
Sections
Verimag
Teams
Synchrone
Tempo
Partners
Tempo Team members
Tools
Projects
Jobs and Internships
Publications
Pacss
RSD
Contact
Site Map
Search:
Building Access
News
Seminars
Seminars
8 March 2019
Mathias Bourgoin:
An overview of the tezos blockchain
1 April 2019
Edward a. Lee:
Living digital beings
New publications
Recent Publications
Eugene Asarin, Nicolas Basset, Aldric Degorre:
Distance on Timed Words and Applications
Klaus Havelund, Doron Peled, Dogan Ulus:
DejaVu: A Monitoring Tool for First-Order Temporal Logic
Cristina Serban:
Automated reasoning in separation logic with inductive definitions
Nikolaos Kekatos:
Formal Verification of Cyber-Physical Systems in the Industrial Model-Based Design Process
Ajoy Kumar Datta, Stéphane Devismes, Lawrence L. Larmore:
A silent self-stabilizing algorithm for the generalized minimal \emphk-dominating set problem
Mohammad Al Khatib, Antoine Girard, Thao Dang:
Timing Contracts for Multi-Core Embedded Control Systems
Jobs and internships
Jobs and internships
Phd Proposal : Inférence de modèles de faute pour simulation d’attaques sur composants sécurisés
Phd proposal : Optimisation de l’évaluation et des tests de sécurité des systèmes cyber-physiques par analyse des canaux auxiliaires
PHD proposal: Data Mining Dynamic Behaviors using Signal Temporal Logic
Post-Doc and/or Research Engineer positions on Software Security
STMicroelectronics
[M2 internship] Self-Stabilization in TVG
Contact
|
Site Map
|
Site powered by SPIP 3.0.28
+
AHUNTSIC
[CC License]
info visites
1172323
English
Français