@inproceedings{Hal05,
title = { A synchronous language at work: the story of {L}ustre },
author = {Halbwachs, Nicolas},
month = {jul},
year = {2005},
booktitle = {Third ACM/IEEE International Conference on Formal Methods and Models for Codesign, MEMOCODE'2005},
address = {Verona, Italy},
team = {SYNC},
}
Home > Verimag > Publications
bibtex
Browsing
News
Seminars
New publications
- Some Recent Publications
- Marius Bozga, Radu Iosif, Joseph Sifakis: Verification of component-based systems with recursive architectures
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certification of an exact worst-case self-stabilization time
- Joseph Sifakis: Testing System Intelligence
- Karine Altisen, Stéphane Devismes, Erwan Jahier: sasa: a SimulAtor of Self-stabilizing Algorithms
Jobs and internships
- Jobs and internships
- [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
- PERSYVAL Master 2 Scholarships
- Junior professorship chair on verifiable / explainable artificial intelligence
- Poste de professeur des universités (section 27)
- [Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
- [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
- [Funded PhD] Quantitative analysis of software security against adaptive attacks
- [Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences