Home
>
Verimag
>
Projects
Test Generation for Simulink Models
UTRC, 2015-2016
Project funded by UTRC, Ireland.
Investigator: Thao Dang
Browsing
Sections
Verimag
Members
Publications
Tools
Projects
Partners
Workshops and Conferences
Seminars
Documents
Teams
Contact
Site Map
Search:
Building Access
News
Seminars
Seminars
8 March 2019
Mathias Bourgoin:
An overview of the tezos blockchain
1 April 2019
Edward a. Lee:
Living digital beings
New publications
Recent Publications
Xavier Avon, Thao Dang:
Stimulus Generator for Circuit Model Generation
Arvind S. Adimoolam:
A Calculus of Complex Zonotopes for Computing Invariants of Affine Hybrid Systems
Alexey Bakhirkin, Thomas Ferrére, Dejan Nickovic, Oded Maler, Eugene Asarin:
Online Timed Pattern Matching using Automata
Alexandre Rocca:
Formal methods for modelling and validation of biological models
Jannik Dreier, Maxime Puys, Marie-Laure Potet, Pascal Lafourcade, Jean-Louis Roch:
Formally and practically verifying flow properties in industrial systems
Viorel Preoteasa, Iulia Dragomir, Stavros Tripakis:
Mechanically Proving Determinacy of Hierarchical Block Diagram Translations
Jobs and internships
Jobs and internships
Phd Proposal : Inférence de modèles de faute pour simulation d’attaques sur composants sécurisés
Phd proposal : Optimisation de l’évaluation et des tests de sécurité des systèmes cyber-physiques par analyse des canaux auxiliaires
PHD proposal: Data Mining Dynamic Behaviors using Signal Temporal Logic
Post-Doc and/or Research Engineer positions on Software Security
STMicroelectronics
[M2 internship] Self-Stabilization in TVG
Contact
|
Site Map
|
Site powered by SPIP 3.0.28
+
AHUNTSIC
[CC License]
info visites
1172315
English
Français